[SOLVED] PIC18F26K83 I2C slave problem

[Ttelmah]

On the CSTR thing, I mentioned this here a while ago.
On a few chips, this won't clear immediately after the data is read. There
has to be a tiny delay. I think it is listed in one erratum, but seems to
actually apply to quite a few chips that don't list is as an errata.
Therefore I recommended that if you had problems, try clearing this.

There is also one other bit that may need handling. GCEN. If this is enabled
you will get an interrupt if a general call occurs on the bus, and the
standard handler will not know what to do in this event.